

FIG. 1

FIG. 2 is a block diagram of a network interface element, a switch module element, and a processor element, and their interconnections.




FIG. 2




FIG. 3b




FIG. 3a




FIG. 4





FIG. 5






FIG. 7